Emerging, fast-speed, high-capacity and low-power non-volatile memories (NVMs) are becoming crucial enablers of current information communication technologies. However, they all suffer from intrinsic limitations, which restrict the range of their applications. Here, we report a nanoscale logic-in-memory device that combines the advantages of Magnetic RAM (MRAM) and Resistive RAM (RRAM) into a single structure. The device is based on a resistively enhanced MRAM (Re-MRAM) element integrated with a magnetic tunnel junction (MTJ) nanopillar encapsulated by a SiO x -based polymer with surrounding resistive nanoscale Si filaments. The Re-MRAM features magnetic switching together with a high ON/OFF ratio that can reach 1000% and multilevel resistance behaviour. As a result, the Re-MRAM combines logic computation and memory in a single device and significantly reduces the data traffic, paving the way towards CMOS-compatible non-von Neumann architectures in which logic and memory are unified and providing the perspective to build up fast, dense and highly power-efficient computing systems.
limited thermal stability below 20 nm have become a major issue 12 . In particular, the last generation, i.e., perpendicular Spin Transfer Torque (STT)-MRAM, in which magnetic fast switching is induced by a current, has a maximum TMR of 220% [21] [22] [23] , which leads to a small margin during read operations and, consequently, to low fault tolerance 24, 25 . In contrast, RRAM has a relatively low access speed and finite endurance 18, 19 . A single integrated structure merging the merits of MRAM as a computing element and RRAM as a memory element would become an ideal device for a logic-in-memory architecture. In particular, a much better power efficiency 2 would be possible since the data traffic between the memory and logic elements would be suppressed. In this regard, a recent proposal as based on the use of a MgO-based magnetic tunnel junction (MTJ) that can exhibit both magnetic switching (MS) and resistive switching (RS) [26] [27] [28] [29] . In this case, the RS process has been related to oxygen vacancy defects in the engineered MgO barrier, making the MTJ a RRAM element. However, this approach suffers from the fact that a trade-off exists between MS and RS as both depend on the properties of MgO, and after operating as an RS memory, the MTJ becomes inoperative as an MS memory. In this paper, we demonstrate the proof of concept of a resistively enhanced MRAM (Re-MRAM) logic-in-memory device based on a regular MTJ nanopillar surrounded by resistive Si filaments that behave as resistive switches. Fig. 1a shows a schematic view of the Re-MRAM device made of an in-plane magnetized CoFe(B)-MgO MTJ nanopillar and a SiO x -based polymer encapsulation layer. In the MTJ structure, the MgO tunnel barrier is sandwiched by two CoFe(B)-based magnetic thin films corresponding to the free and reference layers. Driven by either an in-plane magnetic field or a spin-polarized current, the MTJ can be switched between parallel (P) and anti-parallel (AP) states, leading to two resistance states, namely, and , respectively. Fig. 1b shows a cross-sectional transmission electron microscope (TEM) image of the device. The magnetic films were patterned into submicron-sized ellipses with dimension ranging from 80 × 160 nm 2 to 100 × 240 nm 2 using electron beam lithography (EBL) and an angle-optimized ion beam etching (IBE) process. Then, the MTJ nanopillars were encapsulated by a Si-O-based insulator fabricated by baking a polymer (Accuflo) 30 at a reduced temperature. As shown in Fig. 1c , the cross-sectional TEM image of the MTJ stacks indicate the presence of the crystallized MgO tunnel barrier and CoFe(B) layers with body-centred cubic (bcc) structures after annealing the magnetic stack. Fig. 2 indicates the very peculiar resistive behaviour of the device under an applied voltage resulting from the combination of current-induced magnetization switching (CIMS) and voltage-induced resistive switching (VIRS). Indeed, as shown in the typical I-V curves of Fig. 2a , bipolar (in which positive and negative voltages have the opposite effect) VIRS was observed in the absence of external magnetic fields, with a maximum voltage of 0.8 V. For this measurement, the MTJ was set to either the P or AP state using the external magnetic field before the measurement. Clear resistive switching behaviour was observed for which the SET and RESET voltages could be identified. Fig. 2b shows the corresponding R-V curve for the P and AP configurations, in which the low-resistance state (LRS) and high-resistance state (HRS) can be observed. Here, the LRS is approximately 600 Ω, irrespective of the magnetic configurations, and the HRS is approximately 1100 Ω and 1300 Ω for P and AP states, respectively. In this example, the typical ON/OFF ratio for the AP state was approximately 120% but ratios reaching 1000% were observed (see Supplementary Fig. S2 ). Notably, magnetization switching between the P and AP states was not observed during the voltage sweep. Additionally, we observed that the SET and RESET voltages were independent of the magnetic configuration. Fig. 2c shows the R-V curve under the in-plane magnetic fields 31 that were used to assist CIMS. Pure CIMS was not obtained here at low voltages due to the thickness of the free layer. The maximum voltage applied was below 0.2 V in order to avoid VIRS and maintain the RHS. We observed CIMS assisted by the magnetic fields of → = +110 and ⁄ , respectively. These results show that CIMS and VIRS could be controlled independently. To observe both effects, a voltage was applied between ±0.8 V under magnetic fields (Fig. 2d) . In this case, we clearly observed that the VIRS and CIMS effects could act simultaneously.
The results shown in Fig. 2 are different from those of previous findings involving RS due to the filamentary current path in the MgO barrier. First, in our experiment, we observed bipolar switching instead of unipolar switching (SET and RESET were caused by applying voltages of the same polarity). In addition, we observed both MS and RS in the same R-V loop; this result suggests two independent origins for the CIMS and RS processes. To gain more insight, we carefully investigated the microstructures of the elements. The nanofabrication process of the device consisted of encapsulating the CoFe(B)-MgO nanopillars with a SiO x insulator in contact with the edges of the nanostructure (See Fig. 1b, 3a) . In the following, we provide evidence that the VIRS behaviour was induced by the presence of the resistive Si filaments at the edges of the nanopillars. Microscopic structure characterizations were performed using energy-dispersive X-ray spectroscopy (EDS). when an SET voltage is applied, the Si nanocrystals can grow locally by favouring an electrochemical reduction process of SiO x → Si, which induces a Si pathway (Si filaments) along the current flow direction, whereas a RESET voltage can favour the → inverse process. This mechanism corresponds to a point-switching filament process involving local break and bridge evolution.
One important question is related to the presence of Si nanocrystals in our devices. It has been shown that the forming process of Si nanocrystals can be induced in pure SiO x matrix at low temperatures by etching the SiO x 16,37 . In this case, the Si filaments can germinate at the edges of the SiO x elements due to the presence of defects. In our case, the SiO x matrix surrounding the nanopillars was obtained by spinning a polymer (Accuflo) and transforming it into an insulator using an annealing process at approximately 300°C. During the annealing process, the edges of the nanopillars involving damages induced by the etching process (see Methods) could serve as seed interfaces to nucleate the Si nanocrystals. In addition, the crystalline character of the MTJ may have also favoured the germination of the Si nanocrystals. Furthermore, another interesting feature related to the microstructural properties of the devices is that the ON/OFF ratio for the RS was strongly related to the TMR value for the MS (see Fig. 4a ). In particular, the ON/OFF ratio increased when the TMR value was reduced. This result suggests that when the TMR ratio was low, a point-switching filament process could occur, whereas when the TMR was higher, the conduction through the Si filaments was not active. Notably, the TMR value in the CoFeB-MgO-based MTJs was related to the Fe-O bonds at the CoFe(B)/MgO interface [38] [39] [40] [41] [42] . In particular, an over-oxidized interface led to a lower TMR value. In this regard, the results shown in Fig. 4a indicate that the oxidation of the edges of the nanopillars could play a joint role in both the TMR value and the nucleation of the nanocrystals. Indeed, an EDS line-scan measured from the SiO x matrix into the MgO barrier (see Fig. 4b, 4c) indicates that both Si and O aggregated at the edges of the nanopillars on a scale of 10 nm with a ratio of silicon and oxygen elements that was much higher at the edges than in the SiO x matrix. The fact that bipolar behaviour was observed here for the SET and RESET processes may have been related to the presence of mobile oxygen ions. Within this edge transition, we also noticed an interdiffusion layer including Mg, Fe and Co elements.
Based on the microstructure described above, a proposed schematic of the Re-MRAM device is presented in Fig. 5a and 5b consisting of an MTJ-based element connected in parallel with a Si filament element. Four distinct configurations with different resistance states are presented in Fig.  5b , corresponding to states (1) ~ (4), as indicated in Fig. 2d . When the Si filaments are not conductive (RESET process), the current mainly goes through the MTJ, resulting in an HRS, and when the Si filaments become conductive, the current mainly flows through the Si filaments, resulting in a LRS. To verify the proposed device model, simulations were performed using a compact model integrating a physical-based STT-MTJ 43 and a bipolar metal-insulator-metal (MIM) resistive junction 44, 45 connected in parallel. Fig. 5c shows that the R-V curve of The multilevel states of the Re-MRAM device were investigated and are presented in Fig. 6 . Fig. 6a shows seven consecutive R-V curves indicating that different resistive states could be reached using a single device. Each R-V curve corresponds to a different degree of the Si oxidation pathway, which was randomly induced by the combination of a local strong electric field and heating during the point-switching filament process. Fig. 6b presents a Re-MRAM device that exhibited eight different states by combining two magnetic states (P and AP) with four different resistive states of the Si filaments. A larger TMR ratio was achieved for higher resistance states; this result reflects that the lower resistance of the MTJ dominated the current pathway. Furthermore, the data retention of the Re-MRAM device was tested for four different resistance states (see Fig. 6c ). All the configurations exhibited robust non-volatile properties. Finally, we demonstrated that the functionalities of the Re-MRAM device evidenced here can be used to combine storage and computation in a single element. Based on the same model used in Fig. 5 , Supplementary Fig. S3 presents a working logic-in-memory device in which fast computation was realized in the MTJ, and the results were stored in the RRAM filaments.
In conclusion, we have demonstrated the first nanoscale logic-in-memory device that is compatible with the back-end process of CMOS technology by combining a Magnetic RAM (MRAM) connected in parallel with a Resistive RAM (RRAM) without increasing the dimension of the memory cell. This approach enables new perspectives for ultralow-power logic-in-memory architectures in which storage and computation can be unified in a single element. The proof of concept demonstrated here involves low TMR values, but in principle, our approach allows one to independently optimize the properties of the MRAM and RRAM elements. It should also be noted that for logic-in-memory applications, a high ON/OFF ratio is not a prerequisite for storing the computing results in the RRAM element. Finally, the new features of the Re-MRAM device are also very promising for bio-inspired computing 46, 47 and checkpoint applications 48 .
Methods
The magnetic multilayers were deposited onto SiO 2 -coated Si wafers using a combination of RF and DC sputtering in a Canon-Anelva system. From the substrate side, the MTJ structure consisted of the following layers:
Ta (5) respectively. After deposition, annealing was performed at 350°C for 1 h with an in-plane applied magnetic field of 1 T under a vacuum of 10 −6 Torr. The magnetization curves were measured using a MicroSense vibrating sample magnetometer system at room temperature (see Supplementary Fig. S1 ).
The devices were patterned using a self-aligned lift-off and back-end-of-line (BEOL) process. Submicron-sized ellipses with sizes ranging from 80 × 160 nm 2 to 100 × 240 nm 2 were obtained using EBL with a ZEP520A
positive resist deposited on top of a 150 nm Ta layer, followed by platinum (Pt) deposition and a lift-off process.
The Pt patterns were used as a protective mask to etch down the 150 nm tantalum (Ta) layer using inductively coupled plasma (ICP). Then, the Ta patterns were used as a hard mask to etch down the MTJs using an optimized IBE process to avoid sidewall redisposition. A VM652 promoter and Accuflo T-25 Spin-on Polymer (produced by Honeywell) were sequentially spin coated, followed by a low-temperature curing process (below 300°C) for encapsulating the patterned structure in the SiO x . The encapsulation layer was patterned into 40 × 60 μm 2 elements using ICP. Finally, Cr/Au top electrodes were fabricated utilizing a lift-off approach.
The cross-sectional samples were prepared by using a focused ion beam in the plane of the long axis of the ellipse.
The HRTEM, scanning TEM (STEM) and EDS mapping/line scanning were performed using a JEM-ARM200F transmission electron microscope operating at 200 keV.
The fabricated devices were characterized using DC-transport measurements under in-plane magnetic fields (with a precision below 1 × 10
) with a two-probe geometry at room temperature. A bias voltage (or current) was applied to the top electrode, while the bottom electrode was grounded. 
